A Device of Configurable Time-Delay Simulator is designed and implemented based on FPGA to adapt to the demand of simulating large and real physical time-delay in the laboratory environment. In this paper, the time-delay simulator can be configured the delay time dynamically through the host computer. The Range of the delay time is from 0 seconds to 6 seconds, and the accuracy of the device reaches the nanosecond level. We also discuss the method to measure the delay of the device itself, as well as eliminate system error when we use a computer which is installed a non-real-time operating system, such as Windows or Linux, to take this device into implementation. And the result, which shows that the delay time of the device is 608ns, which is far less than the error introduced using non-real-time systems, can help us revise the configuration parameters.
Introduction
With the development of the deep space exploration, satellite based system has become the main means of communication [1] . While high-delay environment rises a great challenge to the high precision system, people do a lot of research to overcome the problems of communication in this environment. In the meanwhile, doing researches to simulate the communications on the basis of the deep space under laboratory conditions is very significant concerning the huge costs under the real situations, which can save lots of manpower and financial resources.
In this paper, we discuss a device that can produces configurable time delay to help us simulate the large delay environment in the laboratory, not software emulation, but real physical delay. Different from the delay time generated by the software [2] , we design and implement this device on the hardware board which can produce the real delay time that is more precise than the software imitation for the reason that we handle the input and output data accurately according to the clock on the hardware board, and reduce the interferences of external factors which will be described in detail later. At the same time, we also concerned the precision of the device, and the most important is to design a rigorous method to test the accuracy of the device that can ensure the availability of it in the real system. The rest of this paper is organized as follows. In section 2, we introduce the design and implementation principle of the device. In section 3, we discuss the causes of the system error and how to measure and eliminate it, and the experiment result is in the next section.
Design and Implementation Principle
In this section, we talk about the implementation principle of the device and the structure of the design. As described above, we have produced a real physical delay time on the hardware board. The first thing we need to consider is to store the input data in the storage medium, and output at the right time. The overall architecture of the design is as follows: The device we designed has five Ethernet ports: three Gigabit Ethernet ports and two 10 Gigabit Ethernet ports, and any two of the three Gigabit Ethernet ports can be used as input and output ports, so are the 10 Gigabit Ethernet ports. Therefore, we used the standard Ethernet port for data I/O.
the Input and Output of Each Module
First, we configure the delay time dynamically through the configuration interface, and the configuration information is as input to the time delay configuration module. Second, the configuration module receives the information and calculated the size of the data that need to be buffered according to the delay parameter we have configured, then outputs to the time delay control module. Third, the time delay control module receives the information that calculated by the configuration module as its own parameter. The host computer sends data that to be transferred to this module through the Ethernet interface, and it sends the data to the external memory through the external memory interface to store the data from the host computer. When the size of the data written to the external memory is equal to the size of the data to be buffered, the data is read out sequentially from the external memory at the writing speed and output to the delay control module. Then, the delay control module sends the data from the external memory to the lower machine through the Ethernet interface. The last thing to add is that the data flow from the lower machine to the host computer is the reverse process that we have talked above.
Delay Parameter Configuration Module
In the hardware design, we use RS232 serial port to receive the delay time parameter from the configuration tool. The first thing the delay parameter configuration module should do is the analysis of the RS232 frame and the extraction of the delay time parameter. Then, we calculate the size of the data that needs to be cached which is also means the Bandwidth-Delay Product (BDP) [3] , and the formula is as follows:
Assume that we are using Gigabit Ethernet ports for which data rate is 1000Mbps to transfer data, and the delay time we configured is T, then the size of the data that needs to be buffered is, BDP = Delay * Bandwidth (1)
Delay Control Module
The design of the delay control module is shown below: As the data input from the Ethernet port is not continuous all the time, how to make sure that all the data delay the correct time is an important problem for the reason that we cannot mark all the entry time of the data on FPGA. The approach we have adopted is to fill the data so that the data out of the Ethernet interface into a continuous data flow to ensure the correctness of the delay, and data filling module is to finish this work. In order to identify valid data and padding data, the data storing in the external memory consists of 8 significant bits and 8 control bits. Before storing the filled data in the external memory, we need to make the Ethernet data processing clock domain and the external memory clock domain isolation in the data clock domain conversion module because we use different clocks in the data fill module and the memory storage module. To ensure consistent read and write speeds for external buffers, the read and write data rates are twice as fast as the maximum data rate of Ethernet because we have filled the data before. For example, Gigabit Ethernet corresponds to the data rate of 1000Mbps, the external cache read and write speeds are greater than 2000Mbps. Before we output the data read from the external memory to the Ethernet interface, we should remove the filled data previously. Data flow from the lower machine to the host computer is the same process.
External Memory Module
The external storage module (DDR3) [4] is mainly to store the data to obtain the physical delay we need. When the stored time and the delay time configured through the serial port is equal, we read from the external memory cache data and output to the time delay control module.
In general, this method can obtain a large delay of more than one second, which can effectively simulate the long-path propagation delay, and at the same time, it reduces the cost greatly and improve the stability.
System Error Analysis and Measurement Scheme
Error analysis is important for the accuracy of the equipment. Similarly, it is also important to use the correct method to test to avoid introducing unnecessary errors to the measuring system.
The error is mainly divided into two parts: one is the error of the device itself which is mainly caused by the photoelectric conversion module, and the other is the error introduced by the non-real-time operating system. In order to measure the error of the delay simulator itself, we simulate receiving a packet from one network port, and output at another port through our process. In the FPGA program, we set the delay time to 0, and count the process time in the device. Assume that the processing clock of the FPGA is f Hz, and the counting size is n, the error of the device ‫ݐ߂‬ ଵ is:
(2) For the purpose of measuring the error introduced by the operating system, it is natural to think that we use two Ethernet ports and connect each of them to a computer, using one of the computers sending data packets to another and record the time of issue and receipt of each packet, as shown in figure 3 below. Assume that the packet`s sending time is ‫ݐ‬ ଵ , the receiving time is ‫ݐ‬ ଶ , and the delay time we configured is ‫ݐ‬ ଷ , the error introduced by the non-real-time system ‫ݐ߂‬ ଶ is:
And the connection of the measurement system is shown below: As the Windows/Linux system is a non-real-time operating system, in order to minimize the introduction of the system error, the sending package program should be bound CPU core, and set the process priority to the highest[5], so does the receiving package program. Simultaneously, we use the windows API to test the frequency of computer CPU as well as the send and receive clock count of the packet precisely.
[6]
Results and Analysis
As described above, we measure the device error and the system error respectively.
Error Caused by the Device
The time delay simulator device error measurement result is as follows: According to the result above, the process clock is 156.25MHz, and the counter size is,
It converts to decimal is 95, then, the error of this part is,
Error Caused by the Operating System
Multiple experiments are performed by setting different delays in the device, and the result is as follows, According to a large number of experimental data and find that the system error range is 43 us to 47 us.
Analysis
Based on the experimental data above, we can find that the system error is about 43 us, which is far greater than the 608 ns error of the time-delay simulation device. As shown by data, the use of hardware equipment instead of software to achieve the delay of artificial simulation can greatly improve the accuracy.
Conclusion
Different from most of the software simulation delay scheme, this paper presents a FPGA-based hardware to achieve the physical delay of the program, and puts forward the scheme of measuring the error of hardware device. In the meanwhile, we validate the time-delay device in the actual operating system, and the implementation of the device lays a good foundation for other experiments in the future.
